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We develop an engineered microwave environment for coupling high Q superconducting resonators to quantum dots
using a multilayer fabrication stack for the dot control wiring. Analytic and numerical models are presented to under-
stand how parasitic capacitive coupling to the dot bias leads can result in microwave energy leakage and low resonator
quality factors. We show that by controlling the characteristic impedance of the dot bias wiring, on-chip quality factors
of 8140 can be attained without the addition of explicit filtering. Using this approach we demonstrate single electron
occupation in double and triple dots detected via dipole or quadrupole coupling to a superconducting resonator. Addi-
tionally, by using multilayer fabrication we are able to improve ground plane integrity and keep microwave crosstalk
below -20 dB out to 18 GHz while maintaining high wire density which will be necessary for future circuit quantum
electrodyanmics (cQED) quantum dot processors.
Gate defined quantum dots are a nascent platform for quan-
tum computing in which electron charge and spin states are
used to define the quantum bit1,2. In silicon and Si/SiGe het-
erostructures, recent work has shown it is possible to fabri-
cate single, two, and four qubit systems3–9 with control in-
fidelities at or approaching the 10−2 level requisite for er-
ror correction10. For most quantum dot circuits, the control
wiring scheme consists of an electron beam (e-beam) defined
gate electrode structure with a rapid fan out into pads that are
connected by aluminum or gold wire bonds to a printed circuit
board (PCB) with typical die sizes of only a few millimeters.
While this keeps the fabrication complexity to a minimum,
it results in a minimally controlled microwave environment
for the device and any readout circuitry. Near term quantum
computing efforts with quantum dots face significant quantum
systems engineering challenges balancing the needs for high
fidelity readout, coupling, and control.
In this letter, we demonstrate a wiring scheme for quantum
dot devices in a cQED architecture. This approach allows for
high-density, low crosstalk wiring with controlled RF leakage
characteristics, paving the way for larger quantum dot pro-
cessors utilizing cQED techniques8,11,12. A simple and intu-
itive circuit model for cavity leakage from external leads re-
veals that minimization of the impedance of the environment
at the cavity frequency ameliorates photon leakage out the
gate leads, which otherwise present an undesired load on the
cavity. We implement this method with a microstrip wiring
scheme that achieves a low characteristic lead impedance of
Zg ≈ 10 Ω, and demonstrate resonators with quality factors as
high as 8140 (design QL = 104) while connected to the quan-
tum dot gate stack.
For these experiments, we fabricate cavity-coupled pairs
of triple quantum dot structures on an undoped Si/SiGe het-
erostructure using an overlapping aluminum gate stack13. The
two dimensional electron gas (2DEG) is formed in a 9 nm
thick strained silicon layer either 20 or 30 nm below the sur-
face. To avoid accumulation of 2DEG under the resonator,
we remove the heterostructure everywhere except for two
FIG. 1. (a) Dark field optical micrograph of a device using
microstrips for the quantum dot leads (lower half of die). (b) A
simplified circuit model for the device. The cavity (purple) is a
half-wave superconducting microwave resonator with a quarter-wave
impedance transformer with shunt capacitance (orange) connected to
its voltage node. Transmission lines with characteristic impedance
Zg (teal) are used to supply bias voltages to tune the dots. (c) Scan-
ning electron microscope image of a typical triple dot device. The
center dot plunger pin is galvanically tied to the resonator allowing
for microwave detection of both double and triple quantum dots. In-
set: a schematic cross section along the active region of the device.
(d) Cavity phase detection of a double quantum dot stability diagram
in the single-electron regime under P2 and P3. A linear background
was subtracted from the raw data for clarity. Inset: Cavity detection
of a triple dot stability diagram in the single-electron regime.
50 x 100 µm2 mesa regions on the sample where the dot struc-
tures are located. The circuit consists of four key components:
the overlapping aluminum gate electrodes, the dot lead wiring,
the superconducting λ/2 microwave resonator, and the res-
onator DC voltage tap. An optical image of a finished device
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2is shown in Fig. 1 (a). To understand the control environment
of the device, Fig. 1 (b) provides a simplified circuit diagram
illustrating the key components the on-chip microwave engi-
neering. Additional wires and parasitic cross capacitances are
not drawn for simplicity. We confine the 2DEG into quantum
dots using three layers of overlapping aluminum gates pat-
terned with e-beam lithography (Fig. 1 (c)) and deposited by
e-beam evaporation. High yield electrical isolation between
gate layers is achieved by cleaning and oxidizing the alu-
minum after lift-off of each layer with a 250 W downstream
oxygen plasma asher for 10 minutes14.
Measurements of these samples are performed by wire
bonding each device in a hybrid PCB-metal box enclosure de-
signed to raise unwanted chip-mode frequencies to >20 GHz
by creating a milled pocket below most of the 6.15 x 6.15 mm2
die15. The packaged sample is cooled in a dilution refrigerator
with base a temperature of Tmc = 25 mK and typical electron
temperatures between 80-100 mK determined by fitting to a
thermally broadened conductance peak16. Charge detection
is achieved by measuring the cavity-charge interaction during
electron tunneling events17,18. These interactions are formed
by connecting a gate (in our case P2 in Fig. 1 (c)) to an alu-
minum or niobium microwave λ/2 resonator. Zero point fluc-
tuations in the electric potential of the LC oscillator couple to
the dipolar (quadrupolar) detuning degree of freedom (ε) for
the charge in the double (triple) dot system, allowing for de-
tection of the quantum capacitance CQ ∝ d
2E01
dε2 . By probing
the cavity with a microwave tone at the bare cavity frequency
( fr) and recording the transmitted amplitude and phase as a
function of plunger gate voltage, damping and phase shifts of
the probe are observed during electron tunneling events when
the rates are comparable to the cavity frequency (of order sev-
eral GHz). In the overlapping gate architecture, this condition
is easily achieved through tuning of the dot barrier gate volt-
ages B1-B4. Using the plunger gates P1-P3, we can empty
out the electrons in a double (or triple) dot and reach the (0,0)
(or (0,0,0)) charge state configuration, as demonstrated in Fig.
1 (d).
In order to maintain a high cavity quality factor we engineer
the microwave environment to minimize photon leakage out
the 25 bias leads of the two triple dot gate structures. This en-
gineering amounts to maximizing the reflection coefficient of
the microwave energy out any lead other than the readout port
by making the other leads look like high or low impedance
to ground. A unique requirement for cQED experiments with
dots is DC voltage biasing of the center pin of the coplanar
waveguide (CPW) resonator in order to accumulate a quan-
tum dot under P2. Test devices with DC taps at the center of
the waveguide had quality factors less than 103, which was
much lower than the explicit coupling defined byCin andCout.
We eliminate leakage out this lead by turning the tap into a
λ/4-length CPW. The end of the λ/4 CPW is shunted with a
load impedance ZL in the form of a large parallel plate capac-
itor using an SiO2 dielectric. The input impedance for a λ/4
segment of transmission line terminated by a load ZL is given
by19
Zin = Z0
ZL+ iZ0 tan(β`)
Z0 + iZL tan(β`)
∣∣∣∣
`=λ/4
=
Z20
ZL
, (1)
where β = 2pi/λ is the propagation constant of the transmis-
sion line, and ` is its physical length. By making the shunt
capacitance large (Cshunt ≈ 100 pF), we achieve Zin ≈ 10 kΩ.
In combination with tapping at the voltage node, this effective
impedance leads to minimal leakage out the DC bias tap at
the resonance frequency. Using this DC bias, devices with-
out the overlapping aluminum gates achieved loaded quality
factors as high as 4x104, well beyond the limit imposed by
parasitic loading from the quantum dot circuit. We note that
the quadratic dependence of Zin on Z0 provides a way to fur-
ther increase the quarter-wave tap input impedance through
use of large Z0 CPWs12.
The use of the overlapping gate stack poses a unique chal-
lenge for RF readout schemes, because of the large parasitic
capacitances Cp (order 1 fF) between the gate electrodes in
the region where the dots are formed. These parasitic ca-
pacitances are the same order of magnitude as the capaci-
tance used to purposefully couple photons into the readout
port (Cout ≈ 5.5 fF for a quality factor of 104 at 7.25 GHz)
and therefore result in substantial microwave leakage out the
leads. To analyze this leakage we first use a lumped el-
ement circuit model for loading of an LCR oscillator to a
transmission line environment with characteristic impedance
Zg and parasitic capacitance Cp19,20. We then extend this
model to real circuits with finite length leads where the gen-
eral transmission line impedance transformer behavior cap-
tured in Eq. (1) must be taken into account. After including fi-
nite length effects we show that the intuition from the lumped
element model is qualitatively correct as long as dot gate lead
lengths sufficiently avoid half integer multiples of the reso-
nance wavelength λ (e.g. nλ/2 for n= 0,1,2...).
For the lumped element analysis, we write the resonator in-
trinsic quality factor as Qi =ωLCRrCr. Here Rr is the effective
damping resistance arising from the lossy dielectrics coupled
to the electric field of the resonator. Schematically, each dot
lead looks like the series combination of a capacitanceCp and,
in the limit of an infinite transmission line, an effective real
impedance Zg to ground (Fig. 2 (a)). In the Norton equivalent
circuit the gate impedance transforms to an additional parallel
resistance
Z∗g = Zg
(
1+
1
ω2C2pZ2g
)
. (2)
By computing the new total load resistance R|| = Rr||Z∗g , we
find the effective quality factor Qeff = ωLCR||Cr. In terms of
the impedance of the parasitic capacitor Zc, gate impedance
Zg, and effective internal resistance Rr we find:
Qeff
Qi
=
Z2c +Z
2
g
Z2c +Z2g
(
1+ RrZg
) , (3)
revealing there are in principle two ways for reducing the ef-
fect of unwanted loading: minimize the parasitic capacitance
3(maximizing Zc) or alter the gate impedance Zg to minimize
the effect of the Rr/Zg term in the denominator of Eq. (3). No-
tably, it is easier to reach the limit of Zg Rr than Zg Rr,
as Rr & 10 MΩ for typical superconducting resonators. Fig-
ure 2 (b) shows a contour plot of Eq. (3) in the low Zg regime.
For our experiments, the characteristic cavity impedance is
Zr = 50 Ω, but the core result holds for higher impedance cav-
ities as well and is captured by the definition of Rr.
FIG. 2. (a) Lumped element model for an LCR oscillator coupled to
a parasitic lead and its Norton equivalent circuit. (b) A contour plot
of Qeff/Qi as a function of gate impedance and parasitic capacitance
assuming Qi = 105. (c) A schematic of a microstrip line consisting
of a substrate (εr1), ground plane, pad dielectric (εr2 ) of thickness
h, and strip of width W . Adjacent is an optical image of a mesa
structure with microstrip leads on a 7 µm pitch (scale = 50 µm).
Below: the microwave crosstalk between numbered microstrips con-
nected to the set of gates used for biasing (P1:B2:S2:B3:P3) indicat-
ing -20 dB crosstalk between leads at frequencies above 5 GHz for
a 7 µm pitch. Below 3 GHz, crosstalk is dominated by proximity of
bond pads rather than proximity of the microstrips. Ripple features in
the crosstalk are due to the finite lengths of the microstrips and their
mismatch to the 50 Ω coaxial cables. (d) Example resonator trans-
mission spectra from two devices with QL = 4888 and QL = 8140.
Since reducing the parasitic capacitance in the overlapping
gate stack is intrinsically difficult, we opt to control the gate
impedance Zg. Previous efforts to improve cavity quality fac-
tors involve the use of RF choke inductors or LC low pass
filters, which have either high or low impedance at the cav-
ity frequency, suppressing leakage17,18. In both cases, the
leads acquire a frequency dependent filter function which sub-
stantially limits the control bandwidth. To eliminate this po-
tentially undesired feature, we choose to reduce the charac-
teristic impedance of the transmission line on-chip using a
microstrip geometry. The design and implementation of mi-
crostrip wiring is illustrated in Fig. 2 (c). The wires are fabri-
cated in a multilayer fabrication process that has three essen-
tial steps: deposition of the base layer ground plane, growth of
an insulating dielectric layer, and deposition of the microstrip
counter electrode.
To obtain the desired low impedance, we fabricate mi-
crostrips with a width W = 3 µm and an SiO2 thickness h =
0.2 µm yielding the limit where the parameter α =W/h 1.
The impedance of the microstrip in this limit can be calculated
using conformal mapping and is given by19,21:
Zg ≈ 1α+1.393+0.667log(α+1.444)
√
µ0
ε0εe
(4)
with an effective permittivity:
εe ≈ εr2 +12 +
εr2 −1
2
√
1+12/α
. (5)
For our parameters, we find Zg ≈ 10 Ω which compares fa-
vorably to LC low pass filters in the literature18, that have an
input impedance of Zin ≈ 20 Ω, while retaining the flexibility
of a flat frequency response. The low impedance leads come
at the cost of an insertion loss of approximately 3.5 dB due
to mismatch between the Z0 = 50 Ω coaxial cabling and the
Zg = 10 Ω microstrip. This effect could be mitigated by an
impedance matching element such as a Klopfenstein taper21.
The multilayer stack also provides a means for improved
and reliable microwave performance in increasingly com-
plex processors through additional on-chip crossovers. These
structures serve as low inductance connections between
ground planes on-chip, thereby suppressing spurious slot line
modes more efficiently than with traditional aluminum wire
bond stitching22. Furthermore, aluminum wire bond stitching
suffers from the low critical field of aluminum (Hc ≈ 10 mT),
which can damp the cavity upon application of an external
magnetic field23. Since both the crossover and base ground
plane metals can be made of field tolerant superconductors
such as niobium, they are useful for preserving circuit perfor-
mance in cavity-spin coupling experiments. Lastly, in Fig. 2
(c) we demonstrate that this microstrip wiring scheme main-
tains less than -20 dB crosstalk between adjacent leads over
a broad frequency range with a 7 µm wire pitch for approxi-
mately 1 mm, which could be important for minimizing off-
resonant driving observed in recent resonant two-qubit gate
experiments6,7.
Using these design principles, we fabricated and measured
over twenty cavity coupled quantum dot structures and found
a total spread in resonance quality factors between 2600-8140
(example spectra shown in Fig. 2 (d)). We attribute the spread
in quality factor to variation in parasitic capacitance and finite
length effects for the low impedance microstrips (discussed
below). We note that in addition to the spread in quality fac-
tors for identical resonator designs (with lithographic varia-
tion of order 0.2 µm), the fundamental resonance frequen-
cies show a large spread of approximately ±100 MHz. Using
the measured frequency, length of the waveguide, and con-
formal mapping20,21 to estimate the capacitance of the CPW
structure, we back out a mean substrate permittivity to be
εSiGer ≈ 14.2. Using linear interpolation24 we estimate the per-
mittivity of the SiGe alloy to be εr(x)≈ εSir (1−x)+εGer x≈ 13
where x = 0.3. The origin of the apparent deviation is un-
known at this time. Variation in the observed resonance fre-
quencies could be explained by variation in the relative di-
electric constant of the SiGe alloy by ±0.3, possibly caused
by fabrication processing or growth variation across the wafer.
4FIG. 3. (a) Circuit schematic for the SPICE simulations of loading from an impedance-mismatched lead (red) of variable length to a 50 Ω
environment. The resonator (blue) with explicit external loading from the drive and readout circuity (green) has a design QL = 105 and
frequency fr = 7.25 GHz. (b) A contour plot of Qeff/QL for a 1 mm long leakage path as a function of its characteristic impedance and
parasitic capacitance. (c) Color plot of Qeff/QL as a function of the leakage path length and impedance (Zg). Inset: the reflection coefficient
of a 50 Ω terminated transmission line computed using Eq. (1). (d) Line cuts from (c) for different Zg showing the impact on the Qeff/QL as
a function of the lead length. Inset: the nominal voltage profiles for the quarter-wave (green) and half wave (red) lengths of transmission line.
(e) Color plot of the Qeff/QL as a function of leakage path length and parasitic capacitance. (f) Line cuts from (e) for differentCp as a function
of lead length. In both (d) and (f) flattening in Qeff/QL is the result of the leakage becoming less than the design QL = 105.
Although Eq. (3) is correct19,20 for coupling to an infinitely
long transmission line with impedance Zg, in practice the low
impedance leads on-chip are only a few millimeters long and
are wire bonded to a 50 Ω environment. To elucidate the im-
pact of the finite length of on-chip low impedance leads, we
use "Simulation Program with Integrated Circuit Emphasis"
(SPICE) to calculate the resonator line width under various
conditions. Figure 3 (a) shows the circuit schematic used to
understand the consequences of using finite transmission lines
of length `. Similar to the lumped element case, lowering Zg
and Cp results in suppression of leakage. For a `= 1 mm mi-
crostrip, the contour plot of the leakage path impedance in
Fig. 3 (b) is qualitatively similar to that in Fig. 2 (b), but the
roll-off is stronger as a function of Zg.
In Fig. 3 (c,d) we compute Qeff/QL as a function of Zg and
leakage path (gate) length. When the gate length is a quar-
ter wavelength of the resonance frequency, no voltage drop
occurs across the 50 Ω environment at the end of the lead,
effectively eliminating loss out the lead. Conversely, when
the lead is exactly λ/2 in length, the voltage drop across the
50 Ω environment is maximal, resulting in loss to the environ-
ment equivalent to using no leakage suppression scheme at all.
As shown in Fig. 3(c,d), if Zg is low, the range of gate lead
lengths that suppress leakage becomes very wide, with only
lengths very close to λ/2 displaying any significant degrada-
tion in Qeff. Figure 3 (e,f) shows that analogous results hold
for Qeff as a function of Cp. The inset to Fig. 3 (c) shows
the reflection coefficient of a 50 Ω terminated transmission
line calculated using Eq. (1). The result is very similar to the
SPICE calculation in the main panel, and thus the simple ana-
lytic form provides good intuition for the finite length effects
in maintaining a high Q.
In conclusion, we demonstrated a high-density, low-
crosstalk, low impedance wiring scheme for quantum dots
in a cQED framework. Using a simple circuit model we de-
signed a filterless low impedance wiring strategy for minimal
microwave leakage achieving quality factors as high as 8140.
We showed how this approach remains robust even in the
presence of finite length effects of the low impedance leads.
For devices with functional quantum dots, measurement
of the charge configuration down to zero electrons in both
double and triple dots is achieved, paving the way towards
study of spin-photon coupling of exchange-based qubits in
Si/SiGe25.
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